یک مقایسه کننده قفل‌شده تمام تفاضلی مجهز به روش نوین حذف آفست

[1] T. Shih, L. Der, S. H. Lewis, and P. J. Hurst, “A fully differential comparator using a switched-capacitor differencing circuit with common-mode rejection,” IEEE Journal of Solid-State Circuits, vol. 32, no. 2, pp. 250-253, 1997.

[2] K. M. Lei, P. I. Mak, R. P. Martins, “Systematic analysis and cancellation of kick-back noise in a dynamic latched comparator,” Analog Integrated Circuits and Signal Processing, vol. 77, no.2, pp. 277-284, 2013.

[3] K. L. J. Wong, Comparison of Digital Offset Compensation in Comparators, Master of Science thesis, University of California, 2002.

[4] C. Brenneman, Circuit Design for Realization of a 16 bit 1MS/s Successive Approximation Register Analog-to-Digital Converter, Master of Science thesis, Worcester Polytechnic Institute, 2010.

[5] J. Lu, J. Holleman, “A low-power high-precision comparator with time-domain bulk-tuned offset cancellation,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 60, no. 5, pp. 1158-1167, 2013.

[6] H. J. Jeon, Y. B. Kim, “A novel low-power, low-offset, and high-speed CMOS dynamic latched comparator,” Analog Integrated Circuits and Signal Processing, vol. 77, no. 3, pp. 337-346, 2012.

[7] J. He, S. Zhan, D. Chen, R. L. Geiger, “Analyses of static And dynamic random offset voltages in dynamic comparators, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 56, no. 5, pp. 911-919, 2009.

[8] A. Nikoozadeh, B. Murmann, “An analysis of latch comparator offset due to load capacitor mismatch,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 12, no. 53, pp. 1398-1402, 2006.

[9] B. Razavi, Design of Analog CMOS Integrated Circuits, Mcgraw-Hill, 2001.

[10] S. B. Mashhadi, R. Lotfi, “An offset cancellation technique for comparators using body-voltage trimming,” Analog Integrated Circuits and Signal Processing, vol. 73, no. 3, pp. 673-682, 2012.

[11] H. J. Jeon, Y. B. Kim, “Offset voltage analysis of dynamic latched comparator,” IEEE 54^th International Mid-west Symposium on Circuits and Systems (MWSCAS), pp. 1-4, 2011.

[12] H. J. Jeon, Y. B. Kim, “A low-offset high-speed double-tail dual-rail dynamic latched comparator,” Proceedings of the 20^th symposium on Great lakes symposium on VLSI, pp. 45-48, 2010.

[13] K. Kotani, T. Shibata and T. Ohmi, “CMOS charge-transfer preamplifier for offset-fluctuation cancellation in low-power A/D converters,” IEEE Journal of Solid-State Circuits, vol. 33, no. 5, pp. 762-769, 1998.

[14] X. Zhu, Y. Chen, M. Kibune, Y. Tomita, T. Hamada, H. Tamura, S. Tsukamoto, and T. Kuroda, “A dynamic offset control technique for comparator design in scaled CMOS technology,” IEEE Custom Integrated Circuits Conference (CICC), pp. 495-498, 2008.

[15] H. Zhang, Y. Qin, and Z. Hong, “A 1.8-V 770-nW bio potential acquisition system for portable applications,” IEEE Biomedical Circuits and Systems Conference (BioCAS), pp. 93-96, 2009.

[16] C.-H. Chan, Y. Zhu, U.-F. Chio, S.-W. Sin, S.-P. U., and R. P. Martins, “A reconfigurable low-noise dynamic comparator with offset calibration in 90 nm CMOS,” IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 233-236, 2011.

[17] M. Miyahara, Y. Asada, D. Paik, and A. Matsuzawa, “A low-noise self-calibrating dynamic comparator for high-speed ADCs,” IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 269-272, 2008.

[18] Y. L. Wong, M. H. Cohen, and P. A. Abshire, “A floating-gate comparator with automatic offset adaptation for 10-bit data conversion,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 52, no. 7, pp. 1316-1326, 2005.

[19] Y. L. Wong, M. H. Cohen, and P. A. Abshire, “A 1.2-GHz comparator with adaptable offset in 0.35µm CMOS,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 55, no. 9, pp. 2584-2594, 2008.

[20] J. Yao, J. Liu, and H. Lee, “Bulk voltage trimming offset calibration for high-speed flash ADCs,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 57, no. 2, pp. 110-114, 2010.

[21] Y. Degerli, N. Fourches, M. Rouger, and P. Lutz, “Low-power auto zeroed high-speed comparator for the readout chain of a CMOS monolithic active pixel sensor based vertex detector,” IEEE Transactions on nuclear science, vol. 50, no. 5, pp. 1709-1717, 2003.

[22] S. A. P. Haddad, I. Nascimento, “A high-speed low-power CMOS comparator using auto-zero offset cancellation technique,” Proceedings of the 24^th symposium on Integrated circuits and systems design, pp. 35-38, 2011.

[23] H. Zumbahlen, Linear circuit design handbook, Norwood: Analog Devices, 2008.

[24] A. Graupner, “A Methodology for the Offset Simulation of Comparators,” The Designer's Guide Community, vol. 1, 2006.

[25] Imran Ahmed, Pipelined ADC design and enhancement techniques, Springer Science Business Media, 2010.

[26] A. Khorami, M. Sharifkhani, High-speed low-power comparator for analog to digital converters,” AEU-International Journal of Electronics and Communications, vol. 70, no.7, pp. 886-894, 2016.

[27] H. J. Achigui, C. Fayomi, D. Massicotte, M. Boukadouma, “Low-voltage, high-speed CMOS analog Latched voltage comparator using the flipped voltage follower as input stage,” Microelectronics Journal, vol. 42, no. 5, pp. 785-789, 2011.

[28] K. D. Sadeghipour, “An improved low offset latch comparator for high-speed ADCs,” Analog Integrated Circuits and Signal Processing, vol. 66, no. 2, pp. 205-212, 2011.

[29] M. M. Khanghah, K. D. Sadeghipour, “A 0.5V offset cancelled latch comparator in standard 0.18µm CMOS process,” Analog Integrated Circuits and Signal Processing, vol. 66, no. 2, pp. 161-169, 2014.