طراحی و شبیه‌سازی مبدل ترنری به باینری بهینه شده بر پایه ترانزیستورهای اثر میدان نانو لوله کربنی

[1] Semiconductor Industry Association. (2005). International Technology Roadmap for Semiconductors-2005, Update: Overview and Summaries, [Online]. Available: http:ww.itrs.net/Links/2005, ITRS/Home 2005htm,

[2] Moore, “Progress in Digital Electronics”, IEDM Tech Digest, 1975, pp11-13

[3] J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur, and H. S. P. Wong, “Device scaling limits of Si MOSFETS and their application dependencies,” in Proc. IEEE, vol. 89, no. 3, pp. 259–288, Mar. 2001.

[4] S. Dresselhaus, G. Dresselhaus, and P. Avouris, “Carbon nanotube,” Berlin, Germany: Springer-Verlag, 2001.

[5] Moaiyeri, M. H., Chavoshisani, R., Jalali, A., Navi, K., & Hashemipour, O. (2011). High-performance mixed-mode universal min-max circuits for nanotechnology. Circuits, Systems, and Signal Processing, 31(2), 465–488.

[6] Kim, Y. B., Kim, Y. B., & Lombardi, F. (2009). A novel design methodology to optimize the speed and power of the CNTFET circuits. In 52nd IEEE international midwest symposium on circuits and systems (pp. 1130–1133).

[7] W. Mintmire and C. T. White, “Universal density of states for carbon nanotubes,” Phys. Rev. Lett., vol. 81, no. 12, pp. 2506–2508, 1998

[8] L. McEuen, M. S. Fuhrer, and P. Hongkun, “Single-walled carbon nanotube electronics,” IEEE Trans. Nanotechnol., vol. 1, no. 1, pp. 78– 85, Mar. 2002.

[9] Zanjani, S. M. A., Dousti, M., & Dolatshahi, M. (2018). Highprecision, resistor less gas pressure sensor and instrumentation amplifier in CNT technology. AEU-International Journal of Electronics and Communications, 93, 325–336.

[10] Zanjani, S. M. A., Dousti, M., & Dolatshahi, M. (2018). Inverterbased, low-power and low-voltage, new mixed mode Gm-C filter in subthreshold CNTFET technology. IET Circuits, Devices and Systems, 12(6), 681–688.

[11] Wu, Y. Li, and S. Chai, "Design and simulation of a torus structure and route algorithm for network on chip," in 2007 7th International Conference on ASIC, 2007: IEEE, pp. 1289-1292.

[12] P. KS and K. Gurumurthy, "Quaternary CMOS combinational logic circuits," in 2009 International Conference on Information and Multimedia Technology, 2009: IEEE, pp. 538-542.

[13] مومنی,ا. ,طراحی مدارات چندمقداری با استفاده ازتکنولوژی نانو لوله‌های کربنی.مقطع کارشناسی ارشد,دانشکده مهندسی برق و کامپیوتر, دانشگاه شهید بهشتی تهران,مرداد

[14] L. Hurst, Multiple-valued logic – its status and future, IEEE Trans. Comput. 33 (1984) 1160–1179

[15] N. Venkata, Ternary and quaternary logic to binary bit conversion cmos integrated circuit design using multiple input °oating gate mosfets, LSU Master's Theses. (2002) 2548.
[16] S. Subramanian, Ternary logic to binary bit conversion using multiple input °oating gate mosfets in 0.5 micron n-well cmos technology, 2002.
[17] M. Arjmand, M. Tehrani, M. Soryani and K. Navi, A novel ternary-to-binary converter in quantum-dot cellular automata, IEEE Computer Society Annu. Symp. VLSI, Vol. 6 (2012), pp. 147–152.

[18] Shahangian, S. A. Hosseini and S. H. Pishgar Komleh, Design of a multi-digit binary to ternary converter based on CNTFETs, Circ. Syst. Signal Process. 38 (2019) 2544–2563

[19] Shahangian, M., Hosseini, S. A., & Mirzaee, R. F. (2020). A Universal Method for Designing Multi-Digit Ternary to Binary Converter Using CNTFET. Journal of Circuits, Systems and Computers, 2050196.

[20] Perri A.G.; (2011) Modelling and Simulations in Electronic and Optoelectronic Engineering. Editor Research Signpost, Kerata, India, ISBN: 978-81-308-0450-7.

[21] L. McEuen, M. Fuhrer, H. Park, Single-walled carbon nanotube electronics. IEEE Trans. Nanotechnol. 1(1), 78–85 (2002)

[22] Cho, Y.-B. Kim, F. Lombardi, M. Choi, Performance evaluation of CNFET-based logic gates, in
Proc IEEE International Instrumentation and Measurement Technology Conference, 5–7 May (2009),
pp. 909–912

[23] Moaiyeri, M. H., Navi, K., & Hashemipour, O. (2012). Design and evaluation of CNFET-based quaternary circuits. Circuits, Systems, and Signal Processing, 31(5), 1631-1652.

[24] Y.B. Kim, Y.-B. Kim, F. Lombardi, Novel design methodology to optimize the speed and power of the CNTFET circuits, in Proc IEEE International Midwest Symposium on Circuits and Systems, 2–5 Aug. (2009), pp. 1130–1133

[25] Akinwande, D., Liang, J., Chong, S., Nishi, Y., & Wong, H. S. P. (2008). Analytical ballistic theory of carbon nanotube transistors: experimental validation, device physics, parameter extraction, and performance projection. Journal of Applied Physics, 104(12), 1–7.

[26] Lin, Y. Kim and F. Lombardi, CNTFET-based design of ternary logic gates and arithmetic circuits, IEEE Trans. Nanotechnol. 10 (2011) 217–225.

[27] C. Kleene, Introduction to Metamathematics (Amsterdam, The Netherlands: NorthHolland, 1952), pp. 332 -340.

[28] Lin, Y. Kim and F. Lombardi, CNTFET-based design of ternary logic gates and arithmetic IEEE Trans. Nanotechnol. 10 (2011) 217–225.

[29] Shahangian, S. A. Hosseini and S. H. Pishgar Komleh, Design of a multi-digit binary to ternary converter based on CNTFETs, Circ. Syst. Signal Process. 38 (2019) 2544–2563.

[30] M. Miller and M. A. Thornton, Multiple-Valued Logic Concepts and Representations (Morgan and Claypool, 2008).

CNFET Model (Online), http://nano.stanford.edu/models.