کالیبراسیون دیجیتال پس‌زمینه خطاهای آنالوگ در مدولاتور سیگما-دلتا غیرفعال

[1]      F. Maloberti, Data converters. Springer Science & Business Media.

[2]      روح‌الله نوروزی دهناشی, ابراهیم فرشیدی، «افزایش توان تفکیک ساختار MASH مرتبه دو مبتنی بر GRO و مدولاسیون عرض پالس در ورودی», مجله مهندسی برق دانشگاه تبریز،221،4،45-1394،211

[3]      R. Schreier, Gabor C. Temes, and S. Pavan, Understanding delta-sigma data converters. John Wiley & Sons.

[4]      I-Jen Chao, Chia-Ming Kuo, Bin-Da Liu, Chun-Yueh Huang, and Soon-Jyh Chang, “A 3rd-order delta-sigma modulator with timing-sharing opamp-sharing technique,” in 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), pp. 2002–2005.

[5]      A. Peña-Perez, E. Bonizzoni, and F. Maloberti, “A 88-dB DR, 84-dB SNDR very low-power single Op-Amp third-order ΣΔ modulator,” IEEE J. Solid-State Circuits, vol. 47, no. 9, 2012, pp. 2107–2118.

[6]      مهدی حسین‌نژاد، حسین شمسی, “طراحی و شبیه‌سازی مبدل آنالوگ به دیجیتال لوله‌ای مبتنی بر مقایسه‌گر ولتاژ پایین,” مجله مهندسی برق دانشگاه تبریز،98،1،46-1395،87

[7]      T. Sai and Y. Sugimoto, “Design of a 1-V operational passive sigma-delta modulator,” in ECCTD 2009 - European Conference on Circuit Theory and Design Conference Program, pp. 751–754.

[8]      T. Choi, T. Sakamoto, and Y. Sugimoto, “A study to realize a 1-V operational passive Σ-Δ modulator by using a 90 nm CMOS process,” IEICE Trans. Electron., vol. 90, no. 6, 2007, pp. 1304–1306.

[9]      A. F. A. Yeknami, F. Qazi, and A. Alvandpour, “Low-power DT ΔΣ modulators using SC passive filters in 65 nm CMOS,” IEEE Trans. Circuits Syst. I Regul. Pap., vol. 61, no. 2, 2014, pp. 358–370.

[10]      F. Qazi and J. J. Dabrowski, “Passive SC Sigma Delta Modulators Revisited: Analysis and Design Study,” IEEE J. Emerg. Sel. Top. Circuits Syst., vol. 5, no. 4, 2015, pp. 624–637.

[11]      [A. Hussain, S.-W. S. Sin, U. Seng-Pan, and R. P. Martins, “NTF zero compensation technique for passive sigma-delta modulator,” in Microelectronics and Electronics (PrimeAsia), 2011 Asia Pacific Conference on Postgraduate Research in, pp. 82–85.

[12]      A. Hussain, S.-W. S. Sin, U. Seng-Pan, and R. P. Martins, “Hybrid loopfilter sigma-delta modulator with NTF zero compensation,” in SoC Design Conference (ISOCC), 2011 International, pp. 76–79.

[13]      B. H. Seyedhosseinzadeh and A. Nabavi, “A low-power parametric integrator for wideband switched-capacitor ΣΔ modulators,” Analog Integr. Circuits Signal Process., vol. 78, no. 2, 2014, pp. 453–464.

[14]      R. Moradi, E. Farshidi, and M. Soroosh, “A low power passive-active ΔΣ modulator with high-resolution employing an integrator with open-loop unity-gain buffer,” vol. 64, no. 3, 2019, pp. 137–142.

[15]      A. Hussain, S. W. Sin, C. H. Chan, S. P. U. Ben, F. Maloberti, and R. P. Martins, “Active-Passive ΔΣ Modulator for High-Resolution and Low-Power Applications,” IEEE Trans. Very Large Scale Integr. Syst., vol. 25, no. 1, 2017, pp. 364–374.

[16]      R. Yousry, E. Hegazi, and H. F. Ragai, “A third-order 9-bit 10-MHz CMOS ΔΣ modulator with one active stage,” IEEE Trans. Circuits Syst. I Regul. Pap., vol. 55, no. 9, 2008, pp. 2469–2482.

[17]      R. Moradi, E. Farshidi, and M. Soroosh, “Digital compensation of memory errors in passive Sigma-Delta modulators employing FIR filter,” in 3rd intenational conference on electrical engineering.

[18]      S. C. Lee and Y. Chiu, “Digital calibration of nonlinear memory errors in sigma - Delta modulators,” IEEE Trans. Circuits Syst. I Regul. Pap., vol. 57, no. 9, 2010, pp. 2462–2475.

[19]      A. Bafandeh and M. Yavari, “Digital Calibration of Amplifier Finite DC Gain and Gain Bandwidth in MASH ΣΔ Modulators,” IEEE Trans. Circuits Syst. II Express Briefs, vol. 63, no. 4, 2016, pp. 321–325.

[20]      S. C. Lee, B. Elies, and Y. Chiu, “An 85dB SFDR 67dB SNDR 8OSR 240MS/s ΣΔ ADC with nonlinear memory error calibration,” in IEEE Symposium on VLSI Circuits, Digest of Technical Papers, pp. 164–165.

[21]      S.-C. C. Lee, Y. Chiu, Seung-Chul Lee, and Y. Chiu, “Digital calibration of capacitor mismatch in sigma-delta modulators,” IEEE Trans. Circuits Syst. I Regul. Pap., vol. 58, no. 4, 2011, pp. 690–698.

[22]      R. Schreier and  gabor c Temes, Understanding Delta-Sigma. .

[23]      G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, and C. Holuigue, “A 20-mW 640-MHz CMOS continuous-time Σ∆ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB,” IEEE J. Solid-State Circuits, vol. 41, no. 12, 2006, pp. 2641–2649.

[24]      J. Chen and Y. P. Xu, “A Novel Noise-Shaping DAC for Multi-Bit Sigma-Delta Modulator,” IEEE Trans. Circuits Syst. II Express Briefs, vol. 53, no. 5, 2006, pp. 344–348.

[25]      Y. Chiu et al., “Least mean square adaptive digital background calibration of pipelined analog-to-digital converters,” IEEE Trans. Circuits Syst. I Regul. Pap., vol. 51, no. 1, 2004, pp. 38–46.

[26]      E. Siragusa and I. Galton, “A digitally enhanced 1.8 V 15 b 40 MS/s CMOS pipelined ADC,” in Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International, no. 3, pp. 452–538.